

**Notic of Ref renc s Cited**

Application/Control No.

09/360,069

Applicant(s)/Patent Under  
Reexamination  
WOHL ET AL.

Examiner

Eduardo Garcia-Otero

Art Unit

2123

Page 1 of 1

**U.S. PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-6,212,669 /	04-2001	Jain, Jawahar	716/7
	B	US-5,508,641 /	04-1996	Appenzeller et al	326/113
	C	US-5,668,492 /	09-1997	Pedersen et al	327/291
	D	US-5,796,990 /	08-1998	Erie et al	716/4
	E	US-6,148,436 /	11-2000	Wohl, Peter	716/18
	F	US-			
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

**FOREIGN PATENT DOCUMENTS**

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N					
	O					
	P					
	Q					
	R					
	S					
	T					

**NON-PATENT DOCUMENTS**

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages			
	U	"Using Verilog simulation libraries for ATPG", Wohl et al, Test Conference, 1999. Proceedings. International, 1999 Pages 1011-1020			
	V	"Defining ATPG rules checking in STIL", Wohl et al, Test Conference, 1998. Proceedings., International, 1998 Pages 971-979			
	W	"Using ATPG for clock rules checking in complex scan designs", Wohl et al, VLSI Test Symposium, 1997., 15th IEEE, 1997 Pages 130-136			
	X	"Test generation for ultra-large circuits using ATPG constraints and test pattern templates", Wohl et al, Test Conference, 1996. Proceedings., International, 1996			

\*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)  
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.